The solution is to build a parallel structure. Nodes are fixed-size arrays of capabilities. They act in the same role as page tables in the model hardware. The hierarchical address translation tree defined by the nodes and pages can be mapped directly onto the hardware mapping mechanisms.